FRESH

Hacker News

Chips for the Rest of Us

55 points by hasheddan

by christoff12

0 subcomment

Are they Better Made?
(this is joke[1])
---
- [1] https://bettermade.com/product-category/potato-chips/

by dmbche

2 subcomments

" chip design cycle is also probably one of the most complicated engineering processes that exists in the world,” said Institute Professor Siddharth Garg (ECE). “There’s a saying that rocket science is hard, but chip design is harder.” "
Why not Rockets for the rest of us first, if that's easier?

by __rito__

0 subcomment

Link to the BASICS course mentioned: https://engineering.nyu.edu/academics/programs/digital-learn...
Link to the Zero to ASIC course that they are collaborating with: https://www.zerotoasiccourse.com/digital/
I wish for free alternatives to these.

by gsf_emergency_6

0 subcomment

by fleshmonad

1 subcomments

We have textual slop, visual slop, audio slop, so we asked: "What else do we want to sloppify?". And then it dawned on me. ICs. ICs haven't been slopped yet — sure, we could ask the machine to generate some vhdl, but that isn't the same. So we present: Silicon Slop.
I am actually astonished. Is this what happens when the NYU board of directors tells every department they have to use and create AI, or they will stop funding? What is going on?

by stogot

1 subcomments

> To address this challenge, Garg and colleagues scoured Verilog code on GitHub and excerpted content from 70 Verilog textbooks to amass the largest AI training dataset of Verilog ever assembled. The team then created VeriGen, the first specialized AI model trained solely to generate Verilog code.
I expect this will become the norm in a number of fields. Perhaps COBOL is next?

by alecco

2 subcomments

> Consequently, the NYU researchers’ goal is to make chip design more accessible, so nonengineers, whatever their background can create their own custom-made chips.
What?

by bgwalter

0 subcomment