FRESH Hacker News
Home
Vectorization of Verilog Designs and its Effects on Verification and Synthesis
33 points by matt_d